Abstract-Separate extraction of source (R S ) and drain (R D ) resistances caused by process, layout variations and long term degradation is very important in modeling and characterization of MOSFETs. In this work, we propose "Avalanche Hot-Source Method (AHSM)" for simple separated extraction of R S and R D in a single device. In AHSM, the high field region near the drain works as a new source for abundant carriers governing the current-voltage relationship in the MOSFET at high drain bias. We applied AHSM to n-channel MOSFETs as single-finger type with different channel width/length (W/L) combinations and verified its usefulness in the extraction of R S and R D . We also confirmed that there is a negligible drift in the threshold voltage (V T ) and the subthreshold slope (SSW) even after application of the method to devices under practical conditions.
I. INTRODUCTION
Scaling down of MOSFETs (Metal-Oxide-Semiconductor field effect transistors) in CMOS (complementary MOS)-based technology is a primary approach for faster operation and higher integration [1, 2] . Accurate modeling and extraction of characteristic model parameters in MOSFETs, especially parasitic source and drain resistances (R S and R D ), are crucial to the simulation and implementation of power devices, high performance CMOS devices, and their integrated circuits. With fast scaling down of the device, the total parasitic resistance (R SD =R S +R D ) is getting comparable to the channel resistance (Rc h ) controlled by the gate voltage [3] . In high frequency and high speed CMOS systems with scaling down of MOSFETs, R S and R D play an important role in long term performance degradation and reliability of integrated systems. However, effects of R S and R D are different from each other in MOSFETs and integrated circuits [4] . It is well known that the electrical performance and reliability parameters, including transconductance (g m ), saturated drain current (I D,sat ), cut-off frequency and noise figure, depend more on R S than on R D [5, 6] . However, due to the difficulty on the separated extraction of R S and R D in MOSFETs without conductive DC gate current through the insulated gate, parasitic resistances are, generally, assumed to be R S =R D =R SD /2 regardless of the possible asymmetry in practical MOSFETs. Although several novel methods have been proposed to resolve those issues, those methods are highly complicated or require more than one device or additional patterns for a separated extraction of R S and R D [7] [8] [9] [10] [11] [12] [13] [14] [15] .
In this work, considering asymmetries caused by an intentional and/or accidental layout, process variation, device size and long term degradation, we propose the "Avalanche Hot Source Method (AHSM)" for separated extraction of R S and R D in a single MOSFET. In AHSM, the high field region near the drain works as a "hot source" for carriers due to the avalanche multiplication process and the current-voltage relationship is limited by the R D at high drain bias [16, 17] . We applied the proposed method to n-channel MOSFETs with different channel width/length (W/L) combinations and verified its usefulness in robust extraction of R S and R D .
II. AVALANCHE HOT SOURCE METHOD FOR SEPARATED EXTRACTION OF RS AND RD IN MOSFETS
Carriers flowing in n-channel MOSFETs under avalanche multiplication at large drain bias (V DS ) are schematically shown in Fig. 1 including R S (source resistance), R D (drain resistance), R G (gate resistance) and R B (substrate resistance). The component ① describes channel electrons moving from the source to the drain in n-channel MOSFETs at the gate voltage (V GS ) greater than the threshold voltage (V T ). Components ②~ are ⑤ for electron-hole pairs (EHPs) generated by the impact ionization of hot carriers in the high field region near the drain at a large V DS . Component ② is for lucky hot electrons injected into the gate oxide by the vertical field and ③ for electrons drifted to the drain by the lateral field after impact ionization. Components and are ④ ⑤ for moving holes after EHP generation by impact ionization due to hot electrons in the channel. The component is ③ for electrons collected to the drain in the high field region close to the drain. In AHSM for separated extraction of R S and R D in MOSFETs, we focus on the current component ③ at large drain bias in MOSFETs for characterization [18, 19] .
Meanwhile, in the saturation mode of MOSFETs under a large V DS (V Dsat <V DS <V Do ) without avalanche multiplication by hot channel carriers, the normal saturated drain current (I D,sat ) with a channel length modulation () is described by
:
with  eff =the effect channel carrier mobility, C ox =the oxide capacitance per unit area, =the channel length modulation parameter,  sat =the saturation velocity of the 
in Eq.
with avalanche process at .
Therefore, we finally obtain
for the AHSM under large drain bias with I Do =the normal drain current at V DS =V Do without the avalanche process, M=the avalanche multiplication factor and n ch =V GScontrolled channel carrier concentration. I D,hot is defined as the hot-carrier-induced avalanche drain current after the turn-on of the avalanche multiplication process by the impact ionization of hot channel carriers. Due to an abrupt increase of the hot channel carriers, the drain region with the high electric field works as a hot source and the current is limited by the extrinsic drain resistance R D .
Although the absolute value of the drain current 
This is the "Avalanche Hot Source Method" for separated extraction of R D from R S in R SD because the high field region near the drain works as a new carrier source/supplier (avalanche hot source) of a large amount of excess EHP's governing the current-voltage relation in the MOSFET with parasitic resistances under the high field formed by the large drain bias.
III. EXPERIMENTAL RESULTS : SEPARATED EXTRACTION OF RD AND RS
Experimental I D -V DS characteristics of the n-channel MOSFET (thickness of the gate oxide: t ox =7.3 nm, gate width/length W/L=120 μm/0.35 μm and typical overlap length = 0.045 μm fabricated using a 0.35 μm CMOS process) are shown in Fig. 3 . The threshold voltage and the subthreshold slope were measured to be V T =662~668 mV and SSW=81~83.5 mV/dec, respectively, from MOSFETs with various W/L-combinations as summarized in Table I In the hot source region under high drain bias (V Do >5.0~5.7 V for V GS =1.0~1.4 V), the slope in the I D -V DS curve is constant and R D is obtained from 1/slope as shown in Fig. 3(b) . As expected, the hot source turn-on voltage V Do depends on V GS because the carrier density available to the avalanche process for the hot source is increasing with V GS .
Even at a low gate voltage (V GS >V T ), the AHSM gives a relatively accurate R D . This is because the effective hot source region moves far from the drain with increased charges supplied from the channel, as shown in Fig. 2 . Fig. 4(a) for n-channel MOSFETs with W=120 m and L=0.35, 0.70 and 1.05 m. Therefore, the total source-to-drain resistance R TOT can be obtained from
with V GS -independent R SD ≡R S +R D , including a V GSdependent channel resistance and channel resistance per unit channel length (r ch ) [20] . R S and R D extracted by the proposed AHSM are shown in Fig. 4 Table I for different W/L combinations on the same wafer. We also summarized the normalized value of the resistance as (R×W~12 MΩ·cm) for verification of the gate width effect.
In the Table 1 , the R×W for W=40 μm is small because the effective channel width (W eff ) becomes wider with decreasing the gate width. It clearly shows that the AHSM reflects a change depending on the device size. We also note that there is a shift in the ratio of R SD to R TOT when the gate length changes [3] because the channel resistance (R Ch ) depends on both the gate bias and channel length while R S and R D are independent of of them. Lastly, we also checked the change of device parameters after 20 times of repeated hot-source 
